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Current practice is to uniquely key the
connectors, which, when mated, could
not be verified by ground tests such as
those used in explosive or non-explosive
initiators and pyro valves. However, this
practice does not assure 100-percent
correct mating. This problem could be
overcome by the following approach.
Errors in mating of interchangeable
connectors can result in degraded or
failed space mission. Mating of all flight
connectors considered not verifiable via
ground tests can be verified electrically
by the following approach. It requires
two additional wires going through the
connector of interest, a few resistors, and
a voltage source (see figure). The test-
point voltage Vtp when the connector is
not mated will be the same as the input
voltage, which gets attenuated by the re-
sistor Rl when the female (F) and male
(M) connectors are mated correctly and
properly. The voltage at the test point
will be a function of Rl and R2. Monitor-
ing of the test point could be done on
ground support equipment (GSE) only,
or it can be a telemetry point. For imple-
mentation on multiple connector pairs,
a different value for Rl or R2 or both can
be selected for each pair of connectors
that would result in a unique test point
voltage for each connector pair. Each test
point voltage is unique, and correct test
point voltage is read only when the cor-
rect pair is mated correctly together.
Thus, this design approach can be used
to verify positively the correct mating of
the connector pairs. This design ap-
proach can be applied to any number of
connectors on the flight vehicle. 
This work was done by R.K. Chetty Pandi-
pati and Marlon Enciso of Goddard Space
Flight Center. Further information is con-
tained in a TSP (see page 1). GSC-15896-1
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The basic Circuit Diagram for verifying secure connection.
Radiation-Tolerant Intelligent Memory Stack — RTIMS
RTIMS can be used in real-time data processing, reconfigurable computing, and memory-
intensive applications.
Langley Research Center, Hampton, Virginia
This innovation provides reconfig-
urable circuitry and 2-Gb of error-cor-
rected or 1-Gb of triple-redundant digi-
tal memory in a small package. RTIMS
uses circuit stacking of heterogeneous
components and radiation shielding
technologies. A reprogrammable field-
programmable gate array (FPGA), six
synchronous dynamic random access
memories, linear regulator, and the ra-
diation mitigation circuits are stacked
into a module of 42.7×42.7×13 mm.
Triple module redundancy, current lim-
iting, configuration scrubbing, and sin-
gle-event function interrupt detection
are employed to mitigate radiation ef-
fects. The novel self-scrubbing and sin-
gle event functional interrupt (SEFI)
detection allows a relatively “soft” FPGA
to become radiation tolerant without
external scrubbing and monitoring
hardware.
RTIMS enables significant reductions
in the size and mass of mission memory
arrays, and is a radiation-tolerant mem-
ory suitable for both GEO and LEO
space missions through the use of new
package-level radiation shielding tech-
nology and triple modular redundancy
(TMR) FPGA techniques. RTIMS also
provides a simplified interface to a
large SDRAM (synchronous dynamic
random access memory) array with
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